Design of Pulse Triggered FlipFlop for Low Power Applications
نویسندگان
چکیده
Most important challenge in modern VLSI design along with area and speed is the power consumption. Flip flop is the basic element in digital system which plays very important role. In this paper, a low power pulse triggered flip flop with feed through technique is proposed. The proposed design introduces a series pass transistor which helps in reducing discharging path. By performing post layout simulation of design based on 90nm technology using HSPICE at 500MHz/1.0V revel that the proposed design excels in performance indexes such as power, D-to-Q delay, EDP. Its maximum energy delay product saving is up to 49.77% compared with previous SCCER design. KeywordsFlip flop; Low Power; VLSI design; Digital
منابع مشابه
Design and Analysis of an Efficient Counter Using Pulse Enhancement Flip-Flop
In this paper, a high performance pulse Triggered flipflop design is presented. The proposed design reduces the number of transistors stacked in the discharging path and also reduces the overall switching delay. This enhanced pulse triggered low-power flip flop (EPTLFF) avoids unnecessary internal node transitions to improve the power consumption as compared to previously designed circuits. A 4...
متن کاملLow Power Pulsed Flip-Flop using Self Driven Pass Transistor Logic
In this paper, a low power implicit type pulsed flip-flop (PFF) using self-driven pass transistor logic is presented. The pulse generation logic comprising of two transistor AND gate is used in the critical path of the design for improved speed and reduced complexity. The pass transistor logic driven by generated clock pulse is used directly to drive the output of the flip-flop. The proposed de...
متن کاملDesign of Pulse Triggered Flip Flop Using Pulse Enhancement Scheme
For the past several years, much progress has been made in Low power VLSI Design .In This paper ,a novel low-power pulse Triggered flipflop design is presented. First, the pulse generation control logic an AND function, is removed from critical path to facilitate a faster discharge operation. A simple two-transistor AND gate design is used to reduce the circuit complexity. Second, a conditional...
متن کاملDesigning of Low Power Dual Edge - Triggered Static D Flip-Flop with DETFF Logic
The normal D flipflop consumes very high power. So in this paper we enumerates new architecture of low power dual-edge triggered Flip-Flop (DETFF) designed at 90nm CMOS technology. In DETFF same data throughput can be achieved with half of the clock frequency as compared to static output-controlled discharge Flip– Flop (SCDFF). SCDFF involves an explicit pulse generator and a latch that capture...
متن کاملOptimization of CMOS Low Power High Speed Dual Edge Triggered Flip Flop
In recent years, there has been an increasing demand for high-speed digital circuits at low power consumption. The use of dual edge-triggered flip-flops can help reduce the clock frequency to half of the single edge-triggered flip-flops while maintaining the same data throughput, this thereafter translates to better performance in terms of both power dissipation and speed. Pulsetriggered flip-f...
متن کامل